



S6BF-BOARD (Spartan-6/Blackfin)


I/O and Clocking Block Diagram



Power Rails on the Board



FPGA Logic Block Diagram



Schematics Pages:

Page-1: Cover

Page-2: FPGA Main Circuits



Page-3: DSP

Page-4: Analog



Page-5: Memory

FPGA MAIN PAGE

MULTI-GIGABIT CONNECTIONS




CAT6 Crossower:
D1-D2, D3-D4
So, use it this way
D1=TX0, D2=RX0, D3=




PCB RULES


```
(AURORA/OP2P INTERFACE)
PLACE CAPS CLOSE TO CONNECTOR
ROUTE DIFFPAIRS AT 100R_DIFF IMPEDANCE
LANE-TO-LANE SKEW MAX 500
PHASE TOLERANCE: <0.125NM
CLEARANCE: 5H RULE
```



FPGA




I-EXPRESS




PCB RULES

```
(PCI-EXPRESS)
ROUTE DIFFPAIRS AT 100R_DIFF IMPEDANCE
PHASE TOLERANCE: <0.125NM
CLEARANCE: 5H RULE
CAP PLACEMENT: PCIE:AT CONN, REFCLK:AT CHIP
```




This reset may be used for detecting card edge hot reset. Normally the FPGA uses internal cold reset to initialize after the 400ms configuration time.






UNUSED I/O PINS

FPGA


FPGA SYSTEM SIGNALS, JTAG/CONFIG






FPGA







FPGA Power + Decap




APPLICATION SPECIFIC SYSTEM SIGNALS



FPGA




DSP INTERFACE




Title DSP INTERFACE			
Size A2	Document Number <Doc>	Rev 01	
Date:	Wednesday, February 09, 2011	Sheet	3 of 5


ANALOG CIRCUITS




2.5V LDO FOR DSP-MEMIF




5V LDO FOR PGA (2 STAGES TO SHARE POWER)




1.2V SWITCHING REGULATOR




1.8V SWITCHING REGULATOR



0.9V LDO FOR MEM-VTT




1.2V LDO FOR GTP




Title			ANALOG_CIRCUITS
Size	Document Number	Rev	01
A2	<Doc>		
Date:	Sunday, January 22, 2012	Sheet	4 of 5

MEMORY INTERFACE



FPGA

DDR2 MEMORY CHIP, X16, 64MBYTES
EITHER HYNIX H5PS5162F2R OR MICRON MT47H32M16



PCB RULES

(MEMORY INTERFACE: MEM_X16)
IMPEDANCE: SE+50R, DIFF+100R, WITHOUT SE SPAC
DIFFPAIR RISE TOLERANCE: 0.250NS
DATA LANE MATCH: +/-0.250NS, [15:8], [7:0]
ACC BUS MATCH: TO CLK WITHIN 5.50NS
ACQ/CLK TOLERANCE: FPGAs---MEM---RTT
CLK TO DQS MATCH: WITHIN 5.50NS
USE VTT ISLAND FOR RTT
LENGTH MATCHING IS DEFINED ON THE CHIP-TO-CHIP BASIS.
SPACING: 2H ON 70% OF LENGTH

MEMORY ACC-BUS TERMIANTION

CKE HAS NO TERMINATION
PCB ROUTING IS 50R, SO IS RTT

